As demand for high-performance AI chips rises, competition for 3nm and below fabrication capacity, along with advanced packaging technologies such as 2.5D and 3D integration, is becoming increasingly intense.One of the most persistent bottlenecks has been in advanced packaging, especially chip-on-wafer-on-substrate (CoWoS) technology. Shortages have extended beyond fabrication itself, affecting up