SemiPulse | AI-Powered Semiconductor Supply Chain Intelligence & Market Signals

Designing AI Data Center Fabrics with PCIe 6.0 High-Radix Switches - www.embedded.com

0.9

news.google.com 2026-10-13

Designing Passive Components for LEO Satellite Systems

0.65

eetimes.com 2026-09-15

This paper addresses the increasing complexity of selecting passive components for Low Earth Orbit (LEO) satellite systems, as spacecraft architectures evolve and constellation deployments scale. Engineers must determine when to use commercial, automotive-qualified, enhanced-screened, or space-quali

LEO satellite passive components satellite system spacecraft design electronic components environmental conditions system-level design component selection

Co-Designing AI Models Using Speculative Decoding for Faster LLM Inference - NVIDIA Developer

0.85

developer.nvidia.com 2026-09-03

NVIDIA's latest developer article explores the use of speculative decoding to accelerate large language model (LLM) inference. This technique leverages a small draft model to predict multiple tokens, which are then verified in parallel by a larger target model, reducing total decoding iterations. Th

AI Model Co-Design Large Language Models Speculative Decoding GPU Optimization LLM Inference Acceleration NVIDIA Technology Model Parallelism Compute-Intensive Tasks

Cadence Design Systems CEO: 45% of our business now is companies designing chips - CNBC

0.9

news.google.com 2026-08-19

AI Starts Designing Chips: EDA Giants Synopsys, Cadence, and Siemens EDA Open the Agentic AI War — Chinese Vendors See a Golden Window - Pandaily

0.92

pandaily.com 2026-08-14

At the 2026 DAC Chips to Systems conference, leading EDA vendors Synopsys, Cadence, and Siemens EDA unveiled significant advancements in agentic AI for chip design, signaling a transformative shift in the industry. Synopsys introduced an L1-L5 autonomy ladder, integrating Ansys Icepak for thermal si

AI chip design EDA industry Synopsys Cadence Siemens EDA Agentic AI Chip design automation AI applications

Anthropic co-designing custom AI inference chips to bypass costly Nvidia GPUs — Samsung reported as manufacturing partner for Claude maker - Tom's Hardware

0.9

news.google.com 2026-08-07

Nvidia Puts Its Own CPU to Work Designing Its Next Chips - Unite.AI

0.95

news.google.com 2026-07-27

Designing Electro-Optical Chips

0.85

semiengineering.com 2026-07-23

As demand for high-speed, low-power optical interconnects grows in AI infrastructure, data centers, and communications systems, silicon photonics is transitioning from specialized research to mainstream semiconductor design. However, existing electronic design automation (EDA) flows struggle to hand

Silicon Photonics Electro-Optical Chips EDA Tools AI Infrastructure Data Centers Optical Interconnects Electronic-Photonic Co-Design Photonic Integrated Circuits

Nvidia stock slips after report says DeepSeek is designing its own AI chip - Investing.com Nigeria

0.85

ng.investing.com 2026-07-07

NVIDIA's stock declined following reports that DeepSeek is developing its own AI chip, raising concerns about NVIDIA's market dominance in the AI chip sector. As the leader in AI chip technology, NVIDIA has established a strong position in data centers and AI applications through its advanced GPU te

AI chip Semiconductor industry NVIDIA DeepSeek Artificial intelligence Chip design Technology stocks Investment analysis

Designing GPU-Accelerated Query Engines with NVIDIA GQE | NVIDIA Technical Blog - NVIDIA Developer

0.92

developer.nvidia.com 2026-07-01

NVIDIA's technical blog explores the design and implementation of GPU-accelerated query engines (GQE), aimed at enhancing SQL query performance on large datasets using modern NVIDIA hardware. GQE leverages technologies such as high bandwidth memory (HBM), NVLink-C2C, and dedicated decompression engi

GPU Acceleration Database Query NVIDIA Technology Data Compression NVLink cuDF Library Query Optimization Hardware Acceleration

Designing Chips That Can Explain Themselves

0.92

semiengineering.com 2026-06-17

As semiconductor processes approach physical limits, chip design is shifting from traditional worst-case methodologies to dynamic optimization based on real-time silicon behavior. This article explores how on-die telemetry enables more precise performance, power, and area (PPA) trade-offs by replaci

chip design adaptive architecture chip monitoring silicon observability real-time data analysis performance optimization power management edge computing

Designing Production-Ready Battery Energy Storage Systems for AI Factories | NVIDIA Technical Blog - NVIDIA Developer

0.92

developer.nvidia.com 2026-06-10

As artificial intelligence advances, AI factories are transforming traditional data center infrastructure requirements. Unlike conventional data centers, AI factories are designed for large-scale intelligence manufacturing, running power-intensive training and inference workloads while increasingly

AI Factory Battery Energy Storage System BESS Data Center Infrastructure Power Grid Smart Grid Renewable Energy Power Quality

AI Designing AI: The Hidden Reason Nvidia Owns a $2 Billion Stake in Synopsys - 24/7 Wall St.

0.85

247wallst.com 2026-06-03

AI Designing AI: The Hidden Reason Nvidia Owns a $2 Billion Stake in Synopsys - Yahoo Finance

0.92

finance.yahoo.com 2026-06-03

Designing Chips In The Context Of Rapidly Evolving AI

0.92

semiengineering.com 2026-05-04

As AI models evolve rapidly, chip design faces unprecedented challenges, especially in edge computing environments where agentic AI is gaining prominence. These agents are autonomous, capable of complex task planning, tool invocation, and multi-turn interactions, placing higher demands on chip compu

AI chip design Edge AI Chip architecture Computational performance Memory hierarchy Data movement RAS technology Multimodal AI

Semiconductor News & Analysis Feed