← Feed Deep Dive Matrix Subscribe

Chenbro Micom expands into Nvidia Vera Rubin rack-scale systems, 2026 revenue already tops full-year 2025

digitimes.com 2026-10-12
Entities
Technologies:Vera RubinASIC
Industry Analysis
Vera Rubin's shift from board-level to rack-scale transfers design authority—thermal topology, power delivery, mechanical coupling—out of Nvidia's walls into the ODM's hands. Chenbro Micom's entry across GPU, CPU, and storage tracks means it is no longer selling enclosures; it is selling integrated systems. Foxconn and Quanta amortized NRE across GB200 NVL72 volumes. Chenbro operates a full order of magnitude smaller. Can it absorb the working-capital drag of running dual-track (Nvidia rack + CSP ASIC) inventory simultaneously? That is the 2H26 inflection point. The "on-schedule ramp" for CSP ASICs is the more revealing signal: at least two hyperscalers have locked design-wins, consistent with capping Nvidia dependency at 60-70% of AI capex. The same production line must now clear both Nvidia rack and CSP ASIC qualification. Stacked cycles are a direct cash-flow tax on mid-tier ODMs. Rack-level integration concentrates IP and thermal design data in a single node in Taiwan, China. Any US second-source mandate on HBM or advanced packaging (cf. the 2023 TSMC precedent) triggers full rack-BOM re-qualification, adding 6-9 months to platform transitions. Call: by mid-2027, rack-scale becomes the default procurement unit; standalone GPU board margins compress 15-20%. Chenbro's 2026 revenue exceeding full-year 2025 is a step-function, not linear growth. The risk is not demand—it is whether the company closes a strategic equity round before the dual-track inventory cycle peaks in Q1 2027, or scale disadvantage becomes terminal.
Read Original Article →
Related
This page displays AI-generated summaries and metadata for research purposes. Original content belongs to the respective publishers.