Semiconductor News & Analysis Feed

IBM announced a groundbreaking sub-1 nanometer chip design in June 2026, capable of packing 100 billion transistors onto a silicon chip the size of a fingernail. The new architecture employs a multi-layered transistor stack, reducing chip size from current 2nm standards to 0.7nm—making it one-third

IBM has made a significant breakthrough in sub-1-nanometer chip technology with its new NanoStack transistor architecture, promising enhanced computing performance, memory density, and energy efficiency. Unlike traditional process nodes, NanoStack focuses on a 3D integration approach that vertically