Semiconductor News & Analysis Feed
23 articles
2026-07-13
news.google.com
2026-07-13
PA Media
2026-07-10
digitimes.com
2026-07-10
E&R Engineering says AI demand and faster-than-expected glass substrate adoption are tightening equipment supply and advancing investment plans across Asia and the US. For global chip makers, the shift could accelerate next-generation packaging capacity, reshape supplier spending, and bring advanced process tools into volume production sooner than expected.
2026-07-08
www.moomoo.com
2026-07-08
Moomoo
2026-07-02
digitimes.com
2026-07-02
China's display makers, led by BOE Technology (BOE), are pushing deeper into semiconductors, with BOE advancing glass substrates, and a 12-inch wafer fab reportedly slated to begin mass production in the second half of 2026. Industry analysts say China is extending display technologies built up with strong government backing into semiconductors as the US tightens restrictions, adding pressure on S
2026-06-26
digitimes.com
2026-06-26
Corning is studying South Korea as a possible manufacturing base for semiconductor glass substrates, a sign that the US specialty glass and optical materials maker is looking to extend its AI exposure beyond data-center connectivity into advanced chip packaging.
2026-06-24
digitimes.com
2026-06-24
The market for fan-out panel-level packaging(FOPLP) and glass substrate packaging is set to grow sharply as chipmakers race to support AI and high-performance computing. For global readers, the shift could shape future device performance, supply chains, and where advanced semiconductors are manufactured and assembled.
2026-06-24
digitimes.com
2026-06-24
JEDEC finalized a new HBM4 packaging specification called SPHBM4 that aims to broaden high bandwidth memory (HBM) use cases by reducing packaging complexity and cost, industry sources reported. According to ET News, the DRAM subcommittee completed its review, and the JEDEC board gave final approval, positioning the standard to influence AI semiconductor cost structures and substrate choices.
2026-06-22
www.digitimes.com
2026-06-22
digitimes
The race to commercialize glass core substrates in advanced semiconductor packaging is heating up — but the technology is moving faster in headlines than in production lines. DIGITIMES has been tracking the latest developments in TSMC's CoPoS...
Some subscribers prefer to save their log-in information so they do not have to enter their User ID and Password each time they visit the
2026-06-22
digitimes.com
2026-06-22
The race to commercialize glass core substrates in advanced semiconductor packaging is heating up — but the technology is moving faster in headlines than in production lines. DIGITIMEShas been tracking the latest developments in TSMC's CoPoS advanced packaging technology, with glass core substrates emerging as the most closely watched variable in that story.
2026-06-18
digitimes.com
2026-06-18
As AI chip technology advances, larger chip sizes and heterogeneous integration packaging are driving bigger package dimensions, pushing semiconductor makers to adopt FOPLP over FOWLP and improve manufacturing efficiency by "replacing round with square." DIGITIMESbelieves that panel makers have an edge because their existing glass substrates are larger than those used by OSATs, making FOPLP develo
2026-06-18
biz.chosun.com
2026-06-18
Chosunbiz
By
Jeong Du-yong
Published 2026.06.18. 06:02
Glass substrate from Appslix, SKC's semiconductor substrate manufacturing subsidiary./Courtesy of Appslix
TSMC, the world's largest foundry (contract semiconductor manufacturing) corporations, disclosed verification results for the commercialization of glass semiconductor substrates developed in an ecosystem centered on Taiwan and Japan. As a result,
2026-06-16
www.digitimes.com
2026-06-16
digitimes
TSMC is accelerating its advanced packaging roadmap for AI chips, expanding CoWoS capacity while publicly disclosing new progress in glass substrate technology. The company is also signaling that next-generation packaging competition is shifting from CoWoS...
Some subscribers prefer to save their log-in information so they do not have to enter their User ID and Password each time t
2026-06-16
www.tradingkey.com
2026-06-16
TradingKey
TSMC is collaborating with Ibiden and Innolux to validate glass substrates for its new CoPoS advanced packaging technology. This shift from wafer-level to panel-level processing aims to overcome limitations of traditional organic and silicon interposers. Simulation results indicate glass substrates offer significant improvements in warpage, thermal expansion, elastic modulus, power integrity, and
2026-06-16
www.moomoo.com
2026-06-16
Moomoo
__fail__
2026-06-16
digitimes.com
2026-06-16
TSMC is accelerating its advanced packaging roadmap for AI chips, expanding CoWoS capacity while publicly disclosing new progress in glass substrate technology. The company is also signaling that next-generation packaging competition is shifting from CoWoS toward CoPoS as it builds out a fuller ecosystem ahead of rivals.
2026-06-12
news.futunn.com
2026-06-12
富途牛牛
__fail__
2026-06-10
www.moomoo.com
2026-06-10
Moomoo
To create a seamless experience and for website quality and improvement purposes, we use cookie technologies for verification and quality purposes, to personalize the content presented, and to provide advertising that may be of specific interest to you. Learn our Privacy Policy here.
智通财经APP获悉，光大证券发布研报称，玻璃基板凭借其优异特性，逐步成为新一代先进封装介质。当前TGV玻璃基板正处于从实验室基础研究向量产工程化跨越的历史性节点，且呈国外进度领先、国内加速追赶态势。建议紧盯下游客户验证与量产线建
2026-06-05
www.trendforce.com
2026-06-05
TrendForce
[News] Glass Substrates Eye 2027 Launch, Scale Toward 2030 as CoWoS Costs Rise and Hyperscaler Demand Grows
2026-06-05 Semiconductors editor
News
Please note that this article cites information from Sisa Journal, Economic Daily News, Commercial Times, Forbes and The Elec.
As AI chips continue to scale in size and complexity, demand is rising for next-generation packaging and substrate so
2026-06-04
www.digitimes.com
2026-06-04
digitimes
Huawei's recently proposed "Tau Law" suggests that reducing signal transmission distance, combined with heterogeneous integration and system-level optimisation, can enhance computing power and energy efficiency. The concept is increasingly seen as a key route...
Some subscribers prefer to save their log-in information so they do not have to enter their User ID and Password each tim
2026-05-31
www.techtimes.com
2026-05-31
Tech Times
Two separate announcements on May 29 landed in the same corner of the semiconductor industry, and their combined implications for South Korea's chipmakers are more significant than either story suggests on its own. Nikon's new chief executive told Nikkei Asia that the Japanese optics maker is in advanced talks with major chipmakers in the United States and Asia to supply lower-priced deep-ultravio