SemiPulse | AI-Powered Semiconductor Supply Chain Intelligence & Market Signals

Intel patent reveals new XBM memory architecture that ditches HBM's costly silicon interposer — backend-transistor DRAM stack uses UCIe links and built-in repair to ease AI's memory bottleneck - Tom's Hardware

0.95

www.tomshardware.com 2026-07-07 Tom's Hardware

Intel patent reveals new XBM memory architecture that ditches HBM's costly silicon interposer

0.92

tomshardware.com 2026-07-07 Etiido Uko

Intel’s XBM patent proposes an HBM alternative that uses backend-transistor DRAM, UCIe chiplet links, and repair logic to reduce packaging costs and complexity.

Semiconductor Memory High-Bandwidth Memory HBM Silicon Interposer Memory Architecture Intel Patent UCIe Interface BEOL Technology

Huawei chip chief proposes Tau Law V2 centered on time-based scaling

0.92

digitimes.com 2026-07-06

Huawei's semiconductor chief is promoting a post-Moore roadmap that shifts industry focus from shrinking transistors to reducing time across the computing stack, a framework backed by internal production claims for Kirin chips and Ascend accelerators. Despite that, he also drew caution because the work remains a preprint, not a peer-reviewed study.

Intel takes aim at TSMC's CoWoS lead with EMIB-T

0.92

digitimes.com 2026-07-03

As transistor density scaling slows, chipmakers are leaning on advanced packaging to keep improving accelerator performance. A SemiAnalysis roundup of this year's IEEE Electronic Components and Technology Conference described a shift in which Intel, Marvell, TSMC, and others detailed new packaging approaches as packages themselves begin hitting limits.

IBM goes sub-1nm, develops 0.7nm-class technology

0.92

tomshardware.com 2026-06-26 Anton Shilov

IBM's new 0.7nm-class fabrication process uses nanostack transistors, requires 2x more FEOL steps for massive improvements in performance, power, and area.

Semiconductor Process Chip Manufacturing IBM Nanometer Technology Transistor Architecture 3D Stacking CMOS EUV Lithography

IBM breaks sub-1nm barrier with 3D nanostack transistor platform

0.92

digitimes.com 2026-06-26

On June 25, IBM unveiled what it calls the world's first sub-1nm chip technology: a 0.7nm — or 7 angstrom — transistor architecture built on an entirely new 3D platform called Nanostack. The announcement, timed to the VLSI 2026 symposium, marks the first time logic technology has extended below the 1nm node and, IBM says, opens a roadmap of at least a decade of further semiconductor scaling.

Semiconductor Technology Chip Manufacturing IBM 3D Chip Nanotransistor Advanced Process Chip Design Integrated Circuit

IBM debuts 0.7nm Nanostack with nearly 100B transistors - Let's Data Science

0.92

letsdatascience.com 2026-06-26 Let's Data Science

INFRASTRUCTURE semiconductors ibm sub 1nm IBM debuts 0.7nm Nanostack with nearly 100B transistors 5 sources | June 25, 2026 8.5 Relevance Score Photo: storagereview.com · rights & takedowns QUICK SUMMARY Hide IBM unveiled the world's first sub-1 nanometer chip technology on June 25, 2026, using a new 0.7nm "Nanostack" 3D transistor architecture (also called 7 angstrom). The chip packs nearly 100

semiconductor technology chip manufacturing IBM Nanostack architecture 3D transistor AI accelerator 7nm Moore's Law

IBM ‘block of flats’ chip design could put 100 billion transistors on a silicon chip - Inavate Magazine

0.92

www.inavateonthenet.net 2026-06-26 Inavate Magazine

IBM ‘block of flats’ chip design could put 100 billion transistors on a silicon chip NEWS 25/06/2026 IBM has unveiled a new chip design which could allow 100 billion transistors on a silicon chip as small as a human fingernail. IBM’s new chip technology is the equivalent of around 0.7 nanometres, which could make it the world’s first chip technology below one nanometre. The company claims th

IBM chip technology Nanometer chip 3D chip architecture Transistor density Chip design innovation Semiconductor process Energy efficiency NanoStack technology

ASML Planar And FinFET Transistors - ServeTheHome

0.92

www.servethehome.com 2026-06-25 ServeTheHome

Forums AI Server Server Systems Server CPUs Accelerators Server Motherboards Server Chassis Other Components 5G Edge Storage Networking Workstation Workstation Processors Workstation Motherboards Software Operating Systems Server Applications Virtualization Guides Buyer’s Guides Tips Top Hardware Components for TrueNAS / FreeNAS NAS Servers Top Hardware Components for pfSense Appliances Top

ASML FinFET Planar Transistor Semiconductor Manufacturing Chip Process 3nm Process EUV Lithography Advanced Process

IBM Shows Sub-1-nm Chips, Targeting Production in 5 Years

0.92

eetimes.com 2026-06-25

IBM unveils 0.7-nm nanostack chips promising 100 billion transistors, denser SRAM, and production within five years.

IBM Chip Manufacturing Sub-1-nm Nanostack Technology 3D IC SRAM Scaling Quantum Effects EUV Lithography

TSMC (NYSE:TSM) Pushes 2D Transistors And CoPoS Closer To The AI Future - simplywall.st

0.92

simplywall.st 2026-06-24 simplywall.st

United States/Semiconductors/NYSE:TSM TSMC (NYSE:TSM) Pushes 2D Transistors And CoPoS Closer To The AI Future June 24, 2026 Simply Wall St Reviewed by Bailey Pemberton Share Copy Link TSMC (NYSE:TSM) reports progress on next generation 2D transistor technology, fabricating 2D material devices at a 50nm pitch with partners Imec and ASML. The company is also accelerating work on Chip On Panel on Sub

TSMC 2D transistors CoPoS packaging AI chips semiconductor manufacturing advanced process nodes chip design AI training

Taiwan Semiconductor Manufacturing (NYSE:TSM) Unveils AI Chip Advances In CoWoS And 2D Transistors - Yahoo Finance

0.92

finance.yahoo.com 2026-06-24 Yahoo Finance

Taiwan Semiconductor Manufacturing (NYSE:TSM) Unveils AI Chip Advances In CoWoS And 2D Transistors Bailey Pemberton Tue, June 23, 2026 at 9:30 PM PDT 3 min read 2330.TW -4.02% Find winning stocks in any market cycle. Join 7 million investors using Simply Wall St's investing ideas for FREE. Taiwan Semiconductor Manufacturing, NYSE:TSM, has reported a breakthrough in advanced packaging through its

TSMC AI Chip CoWoS 2D Transistor Advanced Packaging High Bandwidth Memory Semiconductor Supply Chain Chip Design

ASML, TSMC and imec present 300mm integration route for industry-ready 2D-material-based transistors - Semiconductor Today

0.92

www.semiconductor-today.com 2026-06-23 Semiconductor Today

ASML, TSMC and imec present 300mm integration route for industry-ready 2D-material-based transistors In partnership with equipment provider Advanced Semiconductor Materials Lithography (ASML) of Veldhoven, The Netherlands and foundry Taiwan Semiconductor Manufacturing Corp (TSMC), nanoelectronics research center imec of Leuven, Belgium has presented a novel, robust and scalable 300mm integration

2D materials transistor silicon technology semiconductor manufacturing EUV lithography TSMC ASML imec

Tantalum CMP Slurry Market Growth to Accelerate by 2035 Driven by GAA Transistor Adoption - News and Statistics - IndexBox

0.85

www.indexbox.io 2026-06-19 IndexBox

This website is using a security service to protect itself from online attacks. The action you just performed triggered the security solution. There are several actions that could trigger this block including submitting a certain word or phrase, a SQL command or malformed data. You can email the site owner to let them know you were blocked. Please include what you were doing when this page came u

Semiconductor Materials CMP Slurry Tantalum Advanced Process GAA Transistor Semiconductor Equipment Market Analysis Technology Trends

Post-silicon era gets closer as industry giants crack the 2D transistor scaling bottleneck with breakthrough tech — imec, ASML, and TSMC fab complementary 2D-material transistors at 50nm pitch on a 300mm wafer - Tom's Hardware

0.92

www.tomshardware.com 2026-06-19 Tom's Hardware

Tech Industry Manufacturing Semiconductors Post-silicon era gets closer as industry giants crack the 2D transistor scaling bottleneck with breakthrough tech — imec, ASML, and TSMC fab complementary 2D-material transistors at 50nm pitch on a 300mm wafer News-analysis By Luke James published June 19, 2026 EUV-printed 28nm gates and 94% working devices, all on standard production tooling. (Imag

2D materials transistor technology EUV lithography post-silicon era semiconductor manufacturing TSMC imec ASML

AI model extracts hidden semiconductor properties from simple transistor tests in under 1 millisecond - Tech Xplore

0.95

techxplore.com 2026-06-19 Tech Xplore

__fail__

TSMC, ASML and Imec push 2D transistors toward manufacturing

0.95

digitimes.com 2026-06-18

Imec, ASML and TSMC have demonstrated a 300mm integration route for 2D-material n-type and p-type field-effect transistors, marking a step toward moving atomically thin channel materials from laboratory devices closer to semiconductor manufacturing.

Samsung pushes vertical transistor design as chip scaling hits limits

0.95

digitimes.com 2026-06-18

Samsung Electronics has demonstrated a 3D stacked transistor structure with a 42-nanometer gate pitch, a research milestone that extends vertical integration, long used in memory chips, into logic semiconductors.

From GAA to 3D Stacked FET: Expanding the Transistor into the Third Dimension - Samsung Semiconductor

0.92

semiconductor.samsung.com 2026-06-17 Samsung Semiconductor

Click here to learn more about Samsung Foundry Forum & SAFE™. Click here to learn more about Samsung Foundry Forum & SAFE™. Click here to learn more about Samsung Foundry Forum. Samsung Foundry Forum 더 알아보려면 여기를 클릭하세요 Samsung Foundry Forum についての詳細はここをクリックして下さい点击这里了解更多关于 Samsung Foundry Forum & SAFE™ Samsung Electronics' Semiconductor Research Center pre

Semiconductor Process Transistor Technology 3D Stacking Gate-All-Around FinFET Nanosheet Transistor Advanced Process Samsung Electronics

ASML, TSMC, and imec move 2D transistors closer to manufacturing reality - digitimes

0.92

www.digitimes.com 2026-06-16 digitimes

ASML, TSMC, and imec have demonstrated a major advance in the effort to bring two-dimensional (2D) semiconductor materials from research laboratories into high-volume semiconductor manufacturing. At the 2026 IEEE/JSAP Symposium on VLSI Technology and... Some subscribers prefer to save their log-in information so they do not have to enter their User ID and Password each time they vi

2D semiconductors Semiconductor manufacturing EUV lithography Advanced process Chip technology Semiconductor materials Wafer fabrication Technology breakthrough

Semiconductor News & Analysis Feed